



# QUAD/DUAL N-CHANNEL ENHANCEMENT MODE EPAD® MATCHED PAIR MOSFET ARRAY

 $V_{GS(th)} = +0.2V$ 

#### GENERAL DESCRIPTION

ALD110802/ALD110902 are monolithic quad/dual N-Channel MOSFETS matched at the factory using ALD's proven EPAD® CMOS technology. These devices are intended for low voltage, small signal applications. The ALD110802/ALD110902 MOSFETS are designed and built for exceptional device electrical characteristics matching. Since these devices are on the same monolithic chip, they also exhibit excellent tempco tracking characteristics. They are versatile circuit elements useful as design components for a broad range of analog applications, such as basic building blocks for current sources, differential amplifier input stages, transmission gates, and multiplexer applications. For most applications, connect V- and N/C pins to the most negative voltage potential in the system and V+ pin to the most positive voltage potential (or left open unused). All other pins must have voltages within these voltage limits.

The ALD110802/ALD110902 devices are built for minimum offset voltage and differential thermal response, and they are suited for switching and amplifying applications in <+0.1V to +10V systems where low input bias current, low input capacitance and fast switching speed are desired, as these devices exhibit well controlled turn-off and sub-threshold characteristics and can be biased and operated in the sub-threshold region. Since these are MOSFET devices, they feature very large (almost infinite) current gain in a low frequency, or near DC, operating environment.

The ALD110802/ALD110902 are suitable for use in very low operating voltage or very low power (nanowatt), precision applications which require very high current gain, beta, such as current mirrors and current sources. The high input impedance and the high DC current gain of the Field Effect Transistors result from extremely low current loss through the control gate. The DC current gain is limited by the gate input leakage current, which is specified at 30pA at room temperature. For example, DC beta of the device at a drain current of 3mA and input leakage current of 30pA at 25°C is = 3mA/30pA = 100,000,000.

### **FEATURES**

- Enhancement-mode (normally off)
- Precision Gate Threshold Voltage of +0.2V
- Matched MOSFET to MOSFET characteristics
- Tight lot to lot parametric control
- Low input capacitance
- VGS(th) match (VOS) to 10mV
- High input impedance  $10^{12}\Omega$  typical
- Positive, zero, and negative VGS(th) temperature coefficient
- DC current gain >108
- Low input and output leakage currents


## **ORDERING INFORMATION**

0°C to +	Operating Temp 70°C	erature Range* 0°C to +70°C	
16-Pin Plastic Dip Package	16-Pin SOIC Package	8-Pin Plastic Dip Package	8Pin SOIC Package
ALD110802PC	ALD110802SC	ALD110902PA	ALD110902SA

#### **APPLICATIONS**

- Ultra low power (nanowatt) analog and digital circuits
- Ultra low operating voltage(<0.2V) circuits
- Sub-threshold biased and operated circuits
- Precision current mirrors and current sources
- Nano-Amp current sources
- High impedance resistor simulators
- Capacitive probes and sensor interfaces
- Differential amplifier input stages
- Discrete Voltage comparators and level shifters
- Voltage bias circuits
- Sample and Hold circuits
- Analog and digital inverters
- Charge detectors and charge integrators
- Source followers and High Impedance buffers
- Current multipliers
- Discrete Analog switches / multiplexers

#### **PIN CONFIGURATION**



<sup>\*</sup> Contact factory for industrial or military temp. ranges or user-specified threshold voltage values.

## **ABSOLUTE MAXIMUM RATINGS**

Drain-Source voltage, V <sub>DS</sub>	10.6V
Gate-Source voltage, V <sub>GS</sub>	10.6V
Power dissipation	500 mW
Operating temperature range PA, SA, PC, SC package	0°C to +70°C
Storage temperature range	65°C to +150°C
Lead temperature, 10 seconds	+260°C

## **OPERATING ELECTRICAL CHARACTERISTICS**

V+ = +5V (or open) V- = GND  $T_A = 25^{\circ}C$  unless otherwise specified

**CAUTION:** ESD Sensitive Device. Use static control procedures in ESD controlled environment.

		ALD110802 / ALD110902				
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Gate Threshold Voltage	VGS(th)	0.18	0.20	0.22	V	I <sub>DS</sub> =1μA V <sub>DS</sub> = 0.1V
Offset Voltage VGS(th)1-VGS(th)2	Vos		2	10	mV	
Offset VoltageTempco	TC AVOS		5		μV/ °C	V <sub>DS1</sub> = V <sub>DS2</sub>
GateThreshold Voltage Tempco	TC∆VGS(th)		-1.7 0.0 +1.6		mV/°C	$\begin{split} I_D &= 1 \mu A \\ I_D &= 20 \mu A,  V_{DS} = 0.1 V \\ I_D &= 40 \mu A \end{split}$
On Drain Current	IDS (ON)		12.0 3.0		mA	VGS = + 9.7V VGS = + 4.2V VDS = + 5V
Forward Transconductance	GFS		1.4		mmho	VGS = +4.2V VDS = + 9.2V
Transconductance Mismatch	ΔGFS		1.8		%	
Output Conductance	GOS		68		μmho	VGS = +4.2V VDS = +9.2V
Drain Source On Resistance	RDS (ON)		500		Ω	V <sub>DS</sub> = 0.1V V <sub>GS</sub> = +4.2V
Drain Source On Resistance Mismatch	ΔRDS (ON)		0.5		%	
Drain Source Breakdown Voltage	BVDSX		10		V	IDS = 1.0μA VGS = -0.8V
Drain Source Leakage Current <sup>1</sup>	IDS (OFF)		10	100 4	pA nA	VGS = -0.8V VDS =10V, T <sub>A</sub> = 125°C
Gate Leakage Current <sup>1</sup>	IGSS		3	30 1	pA nA	V <sub>DS</sub> = 0V V <sub>GS</sub> = 10V T <sub>A</sub> =125°C
Input Capacitance	CISS		2.5		pF	
Transfer Reverse Capacitance	CRSS		0.1		pF	
Turn-on Delay Time	ton		10		ns	V+=5V R <sub>L</sub> =5KΩ
Turn-off Delay Time	toff		10		ns	V+ = 5V R <sub>L</sub> = 5KΩ
Crosstalk			60		dB	f = 100KHz

Notes: <sup>1</sup> Consists of junction leakage currents

ALD110802/ALD110902 Advanced Linear Devices 2